Electrical characteristics of SiGe-on-insulator nMOSFET and SiGe-silicon-on-aluminum nitride nMOSFET*

Liu Hong-Xia(刘红霞), Li Bin(李斌), Li Jin(李劲),
Yuan Bo(袁博), and Hao Yue(郝跃)

Key Lab of Ministry of Education for Wide Band-Gap Semiconductor Devices, School of Microelectronics,
Xidian University, Xi’an 710071, China

(Received 26 February 2010; revised manuscript received 2 June 2010)

This paper investigates the electrical characteristics and temperature distribution of strained Si/SiGe n-type metal oxide semiconductor field effect transistor (nMOSFET) fabricated on silicon-on-aluminum nitride (SOAN) substrate. This novel structure is named SGSOAN nMOSFET. A comparative study of self-heating effect of nMOSFET fabricated on SGOI and SGSOAN is presented. Numerical results show that this novel SGSOAN structure can greatly eliminate excessive self-heating in devices, which gives a more promising application for silicon on insulator to work at high temperatures.

Keywords: electrical characteristics, self-heating effect, SiGe-on-insulator, SiGe-silicon-on-aluminum nitride

PACC: 7340Q, 7300A, 7360H

1. Introduction

Device scaling is recognized globally to improve the performance of complementary metal–oxide semiconductor (CMOS) devices. In particular, as the feature size is reduced to nanoscale, enhancement of devices performance is no longer proportional to the gate length due to the short channel effect and the great leakage current.[1] The capacity of gate control over the channel shrinks with geometry scaling down. The schemes which increase doping concentration and vertical electric field are proposed to reduce the parasitic effect.[2] However these approaches degrade the carrier mobility because of impurity and high-field saturation. In recent years, innovative materials and device structures are investigated to solve these problems.

There are two methods available. One of them is to introduce the stress in channel region to enhance the carrier mobility.[3–5] Another method is silicon on insulator (SOI) technology which acts as a novel isolation technology. Especially the ultra-thin body SOI metal–oxide semiconductor field effect transistor (MOSFET) is giving a promising structure, which can diminish short channel effect without a heavily doping channel. In addition, combination of strained silicon material and SOI structure offers significant performance enhancement over the conventional bulk silicon MOSFETs and SOI MOSFETs, which includes faster switching time, reduced power consumption, lower voltage operation and reduced short channel effect.[6,7]

However, one of the major issues related to strained-Si SOI MOSFETs is the self-heating effect. The thermal conductivity of SiGe alloy (about 5–10 W/m-K) fabricated on the silicon substrate and SiO2 (1.4 W/m-K) is much smaller than the bulk silicon thermal conductivity (145 W/m-K).[8,9] A comparative study of self-heating effect on electron mobility in nanoscale strained SOI and strained silicon grown on relaxed SiGe-on-insulator nMOSFET is presented by Seong Je Kim.[10] In the case of strained-Si SGOI nMOSFET, we consider the self-heating effect in the thickness range from 5 nm to 10 nm, the mobility degradation of strained-Si SGOI nMOSFET is slightly higher than that of strained-Si SOI nMOSFET. Because of excessive self-heating, it is difficult to expand the application of SGOI MOSFETs to high temperature operation.

A solution to the self-heating problem of SGOI MOSFETs is to introduce a new kind of insulator

*Project supported by the National Natural Science Foundation of China (Grant Nos. 60976068 and 60936005), Cultivation Fund of the Key Scientific and Technical Innovation Project, Ministry of Education of China (Grant No. 708083) and Fundamental Research Funds for the Central Universities (Grant No. 200807010010).
†Corresponding author. E-mail: hxliu@mail.xidian.edu.cn

© 2010 Chinese Physical Society and IOP Publishing Ltd

http://www.iop.org/journals/cpb  http://cbp.iphy.ac.cn
which has higher thermal conductivity as the buried layer. Aluminum nitride (AlN) has excellent advantages of high thermal conductivity (285 W/m·K), high resistance (over $10^{14}$ Ω·cm) and a coefficient of thermal expansion close to that of silicon (about $4.5 \times 10^{-6}$ ◦C versus $3.5 \sim 4 \times 10^{-6}$ ◦C). Thus, using AlN as a buried insulator can greatly remove the heat generation during the devices work.

Based on successful formation of silicon on aluminum nitride (SOAN) structure by ion-cut process,[11] a strained Si/SiGe layer is fabricated on SOAN substrate in this paper, which is called SGSOAN nMOSFET. A detailed electrical model including self-heating is provided. The electrical characteristics and temperature distribution of SGSOAN nMOSFET and SGOI nMOSFET are compared.

2. Structure design and simulation

Based on successful formation of SOAN structure by ion-cut process, an SGSOAN nMOSFET is proposed. The cross-sectional views of SGOI nMOSFET and SGSOAN nMOSFET are shown in Figs. 1(a) and 1(b) respectively. In these two devices, the thickness of buried layer is equal. The thickness of silicon buffer layer is 10 nm. The detailed parameters for simulated devices are shown in Table 1.

![Fig. 1. Device structures simulated: (a) SGOI nMOSFET; (b) SGSOAN nMOSFET.](image)

<table>
<thead>
<tr>
<th>device parameters</th>
<th>SGOI (SiO$_2$)</th>
<th>SGSOAN (silicon/AlN)</th>
</tr>
</thead>
<tbody>
<tr>
<td>n$^+$ source/drain doping</td>
<td>$1 \times 10^{20}$ cm$^{-3}$</td>
<td>$1 \times 10^{20}$ cm$^{-3}$</td>
</tr>
<tr>
<td>n$^-$ source/drain extension doping</td>
<td>$5 \times 10^{18}$ cm$^{-3}$</td>
<td>$5 \times 10^{18}$ cm$^{-3}$</td>
</tr>
<tr>
<td>p$^-$ silicon film doping</td>
<td>$5 \times 10^{17}$ cm$^{-3}$</td>
<td>$5 \times 10^{17}$ cm$^{-3}$</td>
</tr>
<tr>
<td>n$^+$ poly-Si doping</td>
<td>$1 \times 10^{20}$ cm$^{-3}$</td>
<td>$1 \times 10^{20}$ cm$^{-3}$</td>
</tr>
<tr>
<td>gate length</td>
<td>50 nm</td>
<td>50 nm</td>
</tr>
<tr>
<td>thickness of thin film</td>
<td>10 nm</td>
<td>10 nm</td>
</tr>
<tr>
<td>gate oxide thickness</td>
<td>4 nm</td>
<td>4 nm</td>
</tr>
<tr>
<td>channel thickness</td>
<td>10/60 nm</td>
<td>10/50/10 nm</td>
</tr>
<tr>
<td>insulator on the bulk silicon substrate</td>
<td>SiO$_2$ (100 nm)</td>
<td>AlN (100 nm)</td>
</tr>
<tr>
<td>p$^-$ substrate doping</td>
<td>$1 \times 10^{16}$ cm$^{-3}$</td>
<td>$1 \times 10^{16}$ cm$^{-3}$</td>
</tr>
<tr>
<td>Ge content in Si$_{1-x}$Ge$_x$</td>
<td>20%</td>
<td>20%</td>
</tr>
</tbody>
</table>

To obtain the electrostatic potential distribution, electron concentration and hole concentration, the following Possion’s equation and electron and hole continuity equations must be solved:

\[
\nabla \cdot \epsilon \nabla \phi = -q(p - n + N_D + N_A),
\]

\[
\nabla \cdot J_n = qR_n \frac{\partial n}{\partial t},
\]
where $\varepsilon$ is the electrical permittivity, $q$ is the electronic charge, $n$ and $p$ are the electron concentration and hole concentration respectively, $N_D$ is the concentration of ionized donors, $N_A$ is the concentration of ionized acceptors, $R$ is the electron–hole recombination rate.

For nanometer SOI devices, the channel thickness becomes very thin and the channel width has reached the quantum scale, the quantization effect must be included. When we take the quantum effect into consideration, an extra potential-like parameter $\Lambda$ is included into the classical concentration formula.

$$n = N_C \exp \left( \frac{E_{F_n} - E_C - \Lambda}{kT} \right),$$

where $k$ is Boltzmann constant, $T$ is the carrier temperature, $N_C$ is the conduction band density of state, $E_C$ is the conduction band energy, and $E_{F_n}$ is the electron Fermi energy. In the simulation, a density gradient model is adopted.

For the biaxial tension, the strain in silicon is caused by the lattice mismatch of silicon with relaxed SiGe, which leads to an energy splitting in the energy band by an upward shifting of four valleys and a lowering of two others.$^{[8]}$ Strain effects on the silicon band structure are given by$^{[4]}$

$$(\Delta E_c)_{\text{Si-SiGe}} = 0.57x,$$

$$(\Delta E_v)_{\text{Si-SiGe}} = 0.4x,$$

where $x$ is the Ge mole content in the Si$_{1-x}$Ge$_x$ layer, and it ranges from 0 to 1, $(\Delta E_c)_{\text{Si-SiGe}}$ is the reduction of electron affinity in silicon caused by the strain, $(\Delta E_v)_{\text{Si-SiGe}}$ is the reduction of bandgap in silicon caused by strain. The band structure parameters for Si$_{1-x}$Ge$_x$ layer are shown as follows:

$$N_{V,\text{SiGe}} = (0.6x + 1.04(1 - x)) \times 10^{19} \text{ cm}^{-3},$$

$$\varepsilon_{\text{SiGe}} = 11.8 + 4.2x,$$

$$(\Delta E_g)_{\text{SiGe}} = 0.467x,$$

where $(\Delta E_{g})_{\text{SiGe}}$ is the reduction of Si$_{1-x}$Ge$_x$ bandgap, $N_{V,\text{SiGe}}$ is the valence band density of states of Si$_{1-x}$Ge$_x$, and $\varepsilon_{\text{SiGe}}$ is the permittivity of Si$_{1-x}$Ge$_x$.

For nanoscale devices, the conventional drift-diffusion equation is not suitable to describe the carrier transport mechanism, which neglects the local effect such as the velocity overshoot and overestimates the impact ionization generation rate. A hydrodynamic model accounted for energy transport of carriers in transport equation must be adopted. To obtain the temperature distribution in the simulated device, a lattice heat flow equation must be solved for each material involved in the device,

$$C_L \frac{\partial T_L}{\partial t} = \nabla (\kappa_1 \nabla T_L) + H,$$

where $T_L$ is the local lattice temperature, $C_L$ is the lattice heat capacity, $\kappa_1$ is the thermal conductivity, and $H$ is the thermal generation coefficient, a simple form of $H$ can be written as$^{[8]}

$$H = (J_n + J_p) \cdot E,$$

where $J_n$ and $J_p$ are electron current density and hole current density respectively, $E$ is the electric field.

Table 2 shows values of the heat capacity $C_L$ and thermal conductivity $\kappa_1$ for various materials in the simulated device at the room temperature 300 K.

<table>
<thead>
<tr>
<th>Material</th>
<th>$C_L$(J/K·cm$^3$)</th>
<th>$\kappa_1$(W/cm·K)</th>
</tr>
</thead>
<tbody>
<tr>
<td>silicon</td>
<td>1.63</td>
<td>1.5</td>
</tr>
<tr>
<td>SiO$_2$</td>
<td>1.67</td>
<td>0.014</td>
</tr>
<tr>
<td>poly-Si</td>
<td>1.63</td>
<td>1.5</td>
</tr>
<tr>
<td>AlN</td>
<td>1.94</td>
<td>2.85</td>
</tr>
<tr>
<td>Si$_{1-x}$Ge$_x$</td>
<td>1.63 $\sim$ 1.67</td>
<td>0.6 $\sim$ 1.5</td>
</tr>
</tbody>
</table>

For the hydrodynamic model, electron current density and hole current density are given by

$$J_n = \mu_n n \text{grad} E_{\text{SiGe}} + kT_n \text{grad} n + f_{\text{nd}}^{\text{id}} kn \text{grad} T_n - 1.5nkT_n \text{grad} \ln m_n,$$

$$J_p = \mu_p p \text{grad} E_{\text{SiGe}} - kT_p \text{grad} p - f_{\text{pd}}^{\text{id}} kp \text{grad} T_p - 1.5pkT_p \text{grad} \ln m_p,$$

where $\mu_n$ and $\mu_p$ are electron mobility and hole mobility respectively. $n$ and $p$ are the electron concentration and hole concentration respectively, $T_n$ and $T_p$ are the electron temperature and hole temperature respectively. $m_n$ and $m_p$ are the electron effective mass and hole effective mass respectively. Both $f_{\text{nd}}^{\text{id}}$ and $f_{\text{pd}}^{\text{id}}$ are the fitting parameters. Among these four terms, the first term is the contribution of the spatial variation of the electrostatic potential, electron affinity and the bandgap. The second term considers the gradient of carrier concentration. The two remaining terms take into account the gradient of carrier temperature and the spatial variation of the effective masses of $m_n$ and $m_p$. When we use the hydrodynamic model, the carrier temperature is assumed to be not equal to the
lattice temperature. In this simulation, the contribution of hole temperature to lattice temperature is very slight. In order to shorten the computational time, we assume that the hole temperature equals the lattice temperature. The hydrodynamic model is so complicated that its detailed form is not presented here. The full equations are provided in Ref. [12].

It is worth while noting that all these parameters depend on the temperature, and parameters set for Si$_{1-x}$Ge$_x$ depend on mole fraction. When $x$ equals 0, $C_L$ and $\kappa$ are set to 1.63 J/K cm$^3$ and 1.5 W/cm K, respectively. When $x$ equals 1, $C_L$ and $\kappa$ are set to 1.67 J/K cm$^3$ and 0.6 W/cm K, respectively.

3. Simulation results and discussion

To investigate the performance of SGSOAN structure, we compare the output characteristics, temperature distribution, subthreshold characteristics and the drain leakage current of SGSOAN nMOSFET with SGOI nMOSFET.

3.1. Output characteristics and temperature distribution

A comparison of $I_d$–$V_{ds}$ characteristics for SGOI nMOSFET and SGSOAN nMOSFET is shown in Fig. 2. The gate bias is held at 1 V, 2 V, 3 V, 4 V, respectively. The drain bias is ramped up from 0 V to 5 V. When the gate bias is greater than 2 V, for SGOI nMOSFET, reduction of the drain current is caused by the self-heating effect occurs in the saturation region. Because the channel mobility reduces at high temperature. The higher the gate bias, the more serious the degradation becomes. On the contrary, for SGSOAN structure, it is difficult to observe the degradation of current output in saturation region, even for high gate bias of 4 V.

![Fig. 2. Output characteristics: (a) regular structure SGOI nMOSFET; (b) novel structure SGSOAN nMOSFET.](image)

In the case of the drain bias of 5 V and gate bias of 4 V, the temperature distribution in the device is extracted to test the impact of self-heating on performance of SGOI nMOSFET and SGSAON nMOSFET. The three-dimensional (3D) temperature distribution of the SGOI nMOSFET and SGSOAN nMOSFET are shown in Figs. 3(a) and 3(b) respectively. The horizontal and vertical profiles are presented by the $x$ axis and $y$ axis, respectively. The initial temperature of the device is assumed to be 300 K. In SGOI nMOSFET, the channel temperature rises to 540 K because of the excessive self-heating in the device, which is shown in Fig. 3(a). However, for SGSOAN nMOSFET, the temperature only increases to 330 K. It is clearly seen that the self-heating effect in SGSOAN nMOSFET is not so serious as that in SGOI nMOSFET. It is because the thermal conductivity of a buried oxide below a SiGe buffer layer has a low value of 1.4 W/m K, which is two orders lower than that of silicon (145 W/m K) and AlN (285 W/m K) at room temperature. The majority of the heat generated in channel region is transferred into the silicon substrate through the buried AlN layer in the SGSOAN. Therefore, the slope for temperature distribution along $y$ axis direction remains almost unchanged, as shown in Fig. 3(b).
3.2. Subthreshold characteristic

For the subthreshold characteristic simulation, the aim is to study how quickly the inversion layer is established. The drain bias is held at 0.05 V, and the gate bias is ramped up from 0 V to 1.2 V. The simulated threshold voltages in the SGOI nMOSFET and SGSOAN nMOSFET have the same values of 0.290 V using the maximum transconductance method. The subthreshold slopes of these two kinds of devices are 98.759 mV/dec and 98.791 mV/dec, respectively. The simulation results are shown in Fig. 4. From Fig. 4, we can find that there is almost no difference in the subthreshold characteristic between SGSOAN nMOSFET and SGOI nMOSFET. So it is feasible to replace the buried oxide layer with Si/AlN compound layers without changing the subthreshold characteristic of SGOI nMOSFET.

3.3. Drain leakage current

In this simulation, the gate bias is held at 0 V, and the drain bias is ramped in the range from 0 V to 3 V. The drain leakage current characteristics of SGOI nMOSFET and SGSOAN nMOSFET are shown in Fig. 5. For SGSOAN nMOSFET, the drain leakage current is slightly higher than that of SGOI nMOSFET. The result can be explained as follows. Before the inversion layer is established, the channel below the gate oxide and drain region can be equivalent to a p–n junction of reverse bias. Current through the p–n junction comes
from the electron–hole pair generation. Electron–hole pair generation depends on the electric field strength and the width of the space charge region. When the gate bias is held at 0 V, the drain and substrate can be seen as a parallel capacitance. The AlN and SiO$_2$ can be seen as dielectric materials in parallel capacitance, respectively. Due to higher permittivity 9.1 of AlN in comparison with 3.9 of SiO$_2$, a large great number of charges will be collected in drain if the identical drain bias is specified, which causes higher electrical field. The width of depletion charge region will be further increased, which induces more electron–hole pairs.

4. Conclusion

For the first time, a novel SGSOAN structure is proposed. The electrical characteristics of SGSOAN nMOSFET are analysed, which include the output characteristics, temperature distribution, subthreshold characteristics and drain leakage current. This paper presents a comparative study of electrical characteristics of nMOSFETs fabricated on SGOI nMOSFET and SGSOAN nMOSFET. The numerical simulation results show that the SGSOAN structure can greatly reduce the self-heating effect during the same working conditions. So this novel structure can expand the applications of SOI to high temperature.

References